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 
Abstract— In this paper we have developed a two dimensional 
(2D) analytical model for surface potential and drain current for 
a long channel Dual Material Gate (DMG) Silicon-on-Insulator 
(SOI) Tunneling Field Effect Transistor (TFET). This model 
includes the effect of drain voltage, gate metal work function, 
oxide thickness and silicon film thickness, without assuming a 
fully depleted channel. The proposed model also includes the 
effect of charge accumulation at the interface of the two gates 
and the variation in the tunneling volume with the applied gate 
voltage. The accuracy of the model is tested using two-
dimensional numerical simulations. In comparison to the 
conventional TFET, the proposed model predicts that a 
DMGTFET provides a higher ON-state current (ION), a better 
ON-state to OFF-state current (ION/IOFF) ratio and a better sub-
threshold slope (SS). 
 
Index Terms— Dual Material Gate (DMG), Tunneling Field 
Effect Transistor (TFET), Silicon-on-Insulator (SOI), Two 
dimensional (2D) modeling, Sub-threshold slope (SS), ON-state 
current, OFF-state current. 
 
I. INTRODUCTION 
With the dimensions of CMOS transistors reaching sub-100 
nm ranges, traditional MOSFETs pose several problems like 
high leakage currents in OFF-state, high subthreshold slope 
(SS), drain induced barrier lowering (DIBL) and numerous 
other short channel effects (SCE). These problems lead to a 
higher power consumption posing difficulties in scaling down 
the supply voltage. Hence, as an alternative to MOSFETs, 
TFETs have been widely studied [1-6]. TFETs exhibit SS 
below 60 mV/decade, low off state leakage currents and 
diminished short channel effects due to the built-in tunneling 
barrier. However, TFETs have limitations of their own. Their 
ON-state current (ION) is lower than the ITRS requirement [3, 
7]. The SS and the leakage currents of TFETs are lower than 
that of a MOSFET, however they need further improvements. 
TFETs also suffer from delayed saturation which can be 
detrimental in analog applications [8]. Sometimes there can 
also be strong DIBL effects in TFETs [9]. In an attempt to 
solve these problems, a TFET with DMG (Dual Material 
Gate) was proposed [10] (Fig. 1) in which the tunneling gate 
has a work function lower than that of the auxiliary gate for an 
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n-channel TFET and vice versa for a p-channel TFET. 
DMGTFETs have been demonstrated to have a higher ION due 
to the increased tunneling by a metal of lower work function 
[3, 10]. The OFF-state current (IOFF) is reduced because of the 
presence of a minimum in the surface potential and a negative 
electric field in the channel, as a result of which we get a 
better ION/IOFF ratio and a better SS [3, 10, 11]. Also the drain 
saturation voltage is reduced [10, 11]. The DMGTFET can be 
fabricated using a self-aligned symmetric spacer process [12] 
and has been explored extensively in literature [13-15]. 
Although, different aspects of DMGTFETs have been 
studied using TCAD numerical simulations, a compact 
analytical model will be useful for circuit design and will 
provide a better insight into the functioning of the device. A 
number of analytical models have been reported for the 
SMGTFET [16-22]. However, accurate analytical models for 
the DMGTFET still need to be developed. The objective of 
this work is, therefore, to develop a compact analytical model 
for the DMGTFET using a pseudo-2D approach [23] for 
solving the Poisson equation together with a combination of 
interband tunneling and channel transport [22]. 
In this paper, we first model the surface potential along the 
length of the p-channel DMGTFET highlighting the step 
introduced in the potential curve at the interface of the two 
gates and then using this potential distribution we derive the 
drain current using Kane’s model [24] for tunneling. The 
potential modeling is done by using a pseudo-2D model [23] 
for solving the Poisson equation in the silicon channel. To 
model the drain current, we find the shortest tunneling path 
using the potential distribution at the source end and then use 
the average electric field along the shortest tunneling path in 
the Kane’s model as done in [22]. Later we demonstrate, using 
the surface potential and drain current models, the advantages 
provided by the DMGTFET over a conventional TFET with 
SMG (Single Material Gate). These models can serve as 
important tools for designing DMGTFETs and understanding 
their behavior. The effect of varying device parameters can be 
easily studied using these models.  
To validate our model we first reproduce the experimental 
results given in Fig 6 (a) of [22] and set the tunneling 
parameters for the TCAD simulations [25]. We then compare 
the potential profile as well as the current characteristics with 
numerical simulations.  
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Fig1. Schematic view of the P-channel DMG TFET used in our study. 
II. MODEL DERIVATION 
Fig. 1 shows the schematic view of our device structure with 
the following parameters [22]: channel length = 200 nm, 
length of source and drain regions = 50 nm each, silicon film 
thickness (𝑇𝑠𝑖) = 10 nm, gate oxide thickness (𝑇𝑜𝑥) = 2 nm, 
source/drain doping concentration = 1021 cm-3 and the body 
doping 𝑁𝑆 = 10
15 cm-3. The two gates are tunneling gate at the 
source side and auxiliary gate at the drain side with work 
functions 𝛷𝑡𝑢𝑛𝑛𝑒𝑙  = 4.8 eV and 𝛷𝑎𝑢𝑥 = 4.4 eV, respectively, as 
suggested in [10]. As a general case, we first assume 𝐿𝑡 and 𝐿𝑎 
(length of tunneling gate and auxiliary gate, respectively) to be 
100 nm each and later extend our model for 𝐿𝑡  = 20 nm and 
𝐿𝑎 = 180 nm [10].  
Fig. 2 shows the band diagram and surface potential of the 
DMGTFET along the channel length. One key observation 
here is that as the current in a TFET is low, the potential drop 
along the channel is negligible in the regions shown by the 
solid arrows in the figure and hence it can be assumed to be 
constant [22]. We can, therefore, infer that the channel is not 
depleted in these regions. In Fig. 3, we have compared the 
surface potential of DMGTFET with that of SMGTFET with 
gate work functions 𝛷𝑆𝑀𝐺 = 4.4 eV and 4.8 eV. Here, we 
observe that in the DMGTFET, the two non-depleted regions 
in the channel, one under each gate, has a potential value equal 
to that in a SMGTFET of the corresponding gate work 
function. We define the values of these constant potential 
regions under the tunneling and the auxiliary gates as 𝜓𝐶𝑡  and 
𝜓𝐶𝑎, respectively. 
 
 
Fig 2. Simulated band diagram (upper curve) and surface potential (lower 
curve) of the DMGTFET at 𝑉𝐺𝑆 = − 1.5 V and 𝑉𝐷𝑆 = − 1.0 V. The depletion 
regions are marked by regions R1, R2 and R3 and the non-depleted regions 
are shown by solid arrows.   
 
Fig 3. Simulated surface potential profiles at 𝑉𝐺𝑆 = − 1.5 V and 𝑉𝐷𝑆 = − 0.5 
V of the DMGTFET compared with that of the two SMGTFETs having gate 
work functions 𝛷𝑆𝑀𝐺 = 4.4 eV and 4.8 eV. 
 
Apart from the tunneling region at the source end, TFETs 
behave like regular MOSFETs particularly in the channel 
region since the mechanism of channel formation and charge 
transport in the channel is the same. Hence, the value of 𝜓𝐶𝑡  is 
given by 
 
 𝜓𝐶𝑡 = 𝑉𝐷𝑆 + 𝜓𝐵𝑡                 if    |𝑉𝐷𝑆| ≤ |𝑉𝐺𝑆 − 𝑉𝑡ℎ𝑎|         (1) 
𝜓𝐶𝑡 = 𝑉𝐺𝑆 − 𝑉𝑡ℎ𝑎 + 𝜓𝐵𝑡     if    |𝑉𝐷𝑆| ≥ |𝑉𝐺𝑆 − 𝑉𝑡ℎ𝑎|         (2) 
 
where 𝜓𝐵𝑡 is the channel’s built-in potential under the 
tunneling gate which is the sum of the amount of band 
bending caused by the applied 𝑉𝐺𝑆 and the drop across the 
buried oxide, and 𝑉𝑡ℎ𝑎 is the threshold voltage for a MOSFET 
with a gate work function of 𝛷 =  𝛷𝑎𝑢𝑥. As a general case if 
𝛷𝑎𝑢𝑥 > 𝛷𝑡𝑢𝑛𝑛𝑒𝑙  then in the expression for 𝜓𝐶𝑡 , 𝑉𝑡ℎ𝑎 would be 
replaced by 𝑉𝑡ℎ𝑡  which is the threshold voltage for a 
MOSFET with gate of 𝛷 = 𝛷𝑡𝑢𝑛𝑛𝑒𝑙. This happens because for 
a p-channel TFET if 𝛷𝑎𝑢𝑥 < 𝛷𝑡𝑢𝑛𝑛𝑒𝑙 then |𝑉𝑡ℎ𝑎| > |𝑉𝑡ℎ𝑡|. 
Therefore, with increasing 𝑉𝐷𝑆 saturation happens in the 
auxiliary channel first and the entire channel potential gets 
saturated. However, if 𝛷𝑎𝑢𝑥 > 𝛷𝑡𝑢𝑛𝑛𝑒𝑙  then |𝑉𝑡ℎ𝑎| < |𝑉𝑡ℎ𝑡| and 
the channel under the tunneling gate gets saturated first and 
the auxiliary channel potential is still under the influence of 
the drain voltage. Hence, it can be demonstrated that by using 
DMG with 𝛷𝑎𝑢𝑥 < 𝛷𝑡𝑢𝑛𝑛𝑒𝑙 , we can achieve a lower 𝑉𝐷𝑠𝑎𝑡 than 
in an SMGTFET with 𝛷𝑆𝑀𝐺 = 𝛷𝑡𝑢𝑛𝑛𝑒𝑙which solves the 
problem of delayed saturation in a TFET. The value of 𝜓𝐶𝑎  is 
given by  
 
        𝜓𝐶𝑎 = 𝑉𝐷𝑆 + 𝜓𝐵𝑎   if  |𝑉𝐷𝑆| ≤ |𝑉𝐺𝑆 − 𝑉𝑡ℎ𝑎|                 (3) 
   𝜓𝐶𝑎 = 𝑉𝐺𝑆 − 𝑉𝑡ℎ𝑎 + 𝜓𝐵𝑎    if    |𝑉𝐷𝑆| ≥ |𝑉𝐺𝑆 − 𝑉𝑡ℎ𝑎|        (4)   
    
where 𝜓𝐵𝑎 is the channel built-in potential under the auxiliary 
gate which is the sum of the amount of band bending caused 
by the applied 𝑉𝐺𝑆 and the drop across the buried oxide. Also, 
 
𝜓𝑆𝑜𝑢𝑟𝑐𝑒 = 𝑉𝑆 + 𝑉𝑏𝑖                                    (5) 
𝜓𝐷𝑟𝑎𝑖𝑛 = 𝑉𝐷𝑆 + 𝑉𝑆                                   (6) 
 
where 𝑉𝑏𝑖 is the built-in potential at the source-body junction 
and 𝑉𝑆 is at ground potential. 
There are three depletion regions in the channel as shown in 
Fig. 2 (R1, R2 and R3) and we need to model the surface 
potential in these regions. Using the pseudo-2D approach [23] 
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and 𝜓𝑆𝑜𝑢𝑟𝑐𝑒  and 𝜓𝐶𝑡  as boundary values, the potential at the 
source end i.e. region R1 is modeled in [22] and is given by  
 
𝜓𝑠1(𝑥) = (𝜓𝐶𝑡 − 𝜓𝐺𝑡) × 𝑐𝑜𝑠ℎ (
(𝑥−𝐿1)
𝐿𝑑
) + 𝜓𝐺𝑡            (7) 
 
where 𝐿1 is the length of region R1 and can be evaluated by 
setting  𝜓𝑠1(0) =  𝜓𝑆𝑜𝑢𝑟𝑐𝑒 ,  𝜓𝐺𝑡 is the electrostatic potential of 
the tunneling gate and is equal to 𝑉𝐺𝑆 − 𝑉𝐹𝐵𝑡   where 𝑉𝐹𝐵𝑡  is the 
flat band voltage for the tunneling gate.  
For regions R2 and R3, the potential profile can be modeled 
by solving the 2D Poisson equation (8) in these regions 
separately using the pseudo 2D approach [23]: 
          
𝜕2𝜓(𝑥,𝑦)
𝜕2𝑥
+
𝜕2𝜓(𝑥,𝑦)
𝜕2𝑦
=
𝑞𝑁𝑇
𝜀𝑆𝑖
                              (8) 
where 𝑁𝑇 is the net negative charge concentration in regions 
R2 and R3. One important point here is that the value of 𝑁𝑇 
will be different for regions R2 and R3. The channel at the 
boundary between R2 and R3 behaves like an 𝑛+ − 𝑛 
junction. Hence, there will be complete depletion in R2 and 
the mobile charges of region R2 will move into region R3.  
We assume this charge in region R3 to be 𝑛 (/cm3). Hence 𝑁𝑇 
in region R2 will be equal to the background doping 𝑁𝑆 of the 
silicon film and in region R3, it will be equal to 𝑁𝑆 + 𝑛. 
Following the approach in [23], with one change in the 
vertical boundary conditions (equation (3) of [23]), that is, the 
electric field at the silicon film and buried oxide interface 
should be taken to be zero, for each region Rj we get the 
following general solution for the surface potential of a single 
gate DMGTFET assuming full depletion (in vertical direction) 
in the silicon film: 
𝜓𝑠𝑗(𝑥) = 𝐶𝑗𝑒𝑥𝑝 (
𝑥 − 𝐿𝑗
𝐿𝑑
) + 𝐷𝑗𝑒𝑥𝑝 (
−(𝑥 − 𝐿𝑗)
𝐿𝑑
) + 𝜓𝐺𝑗
−
𝑞𝑁𝑇𝑗𝑇𝑆𝑖
𝐶𝑜𝑥
                                                     (9) 
 
                   𝐿𝑑 = √
𝜀𝑠𝑖
𝜀𝑜𝑥
𝑇𝑠𝑖𝑇𝑜𝑥                                    (10) 
where 𝐶𝑗 and 𝐷𝑗  are unknown coefficients, Lj is the length of 
the jth region and 𝐿𝑑 is the characteristic length. We will have 
two equations of the form of Eq. (9), one each for regions R2 
and R3. Hence, we will have six unknown parameters (𝐶2, 𝐷2, 
𝐿2 , 𝐶3, 𝐷3, 𝐿3). These unknowns can be determined by the 
following six boundary conditions defining 𝑥 = 0 at the 
junction of the two gates. 
The value of  𝜓𝑆 at 𝑥 = −𝐿2 and 𝑥 = 𝐿3, respectively, are 
given by  
𝜓𝑆2(−𝐿2) = 𝜓𝐶𝑡                                 (11) 
𝜓𝑆3(𝐿3) = 𝜓𝐶𝑎                                (12) 
 
The electric field at 𝑥 = −𝐿2 and at 𝑥 = 𝐿3  is zero. 
 
                      
𝜕𝜓𝑠2(−𝐿2)
𝜕𝑥
= 0                                  (13) 
                        
𝜕𝜓𝑠3(𝐿3)
𝜕𝑥
= 0                                  (14) 
 
The surface potential is continuous at 𝑥 = 0. 
  
                          𝜓𝑆2(0) = 𝜓𝑆3(0)                                       (15) 
The electric field is continuous at 𝑥 = 0. 
 
                  
𝜕𝜓𝑠2(0)
𝜕𝑥
=
𝜕𝜓𝑠3(0)
𝜕𝑥
                              (16) 
From (11) and (13), we get 
𝐶2 = 𝐷2 =
𝜓𝐶𝑡−𝜓𝐺𝑡+
𝑞𝑁𝑆𝑇𝑠𝑖
𝐶𝑜𝑥
2
                     (17) 
From (12) and (14), we get  
𝐶3 = 𝐷3 =
𝜓𝐶𝑎−𝜓𝐺𝑎+
𝑞(𝑁𝑆+𝑛)𝑇𝑠𝑖
𝐶𝑜𝑥
2
                 (18) 
From (15) we get:  
 
𝜓𝐶𝑡−𝜓𝐺𝑡+
𝑞𝑁𝑆𝑇𝑠𝑖
𝐶𝑜𝑥
2
× (𝑒
𝐿2
𝐿𝑑 + 𝑒
−𝐿2
𝐿𝑑 ) + 𝜓𝐺𝑡 −
𝑞𝑁𝑆𝑇𝑠𝑖
𝐶𝑜𝑥
=
𝜓𝐶𝑎−𝜓𝐺𝑎+
𝑞(𝑁𝑆+𝑛)𝑇𝑠𝑖
𝐶𝑜𝑥
2
× (𝑒
𝐿3
𝐿𝑑 + 𝑒
−𝐿3
𝐿𝑑 ) + 𝜓𝐺𝑎 −
𝑞(𝑁𝑆+𝑛)𝑇𝑠𝑖
𝐶𝑜𝑥
     (19) 
From (16) we get: 
 
𝜓𝐶𝑡 − 𝜓𝐺𝑡 +
𝑞𝑁𝑆𝑇𝑠𝑖
𝐶𝑜𝑥
2
× (𝑒
𝐿2
𝐿𝑑 − 𝑒
−𝐿2
𝐿𝑑 ) 
                                =
𝜓𝐶𝑎−𝜓𝐺𝑎+
𝑞(𝑁𝑆+𝑛)𝑇𝑠𝑖
𝐶𝑜𝑥
2
× (𝑒
−𝐿3
𝐿𝑑 − 𝑒
𝐿3
𝐿𝑑)   (20) 
The value of 𝑛 in region R3 can be calculated from the 
following condition: 
                           𝑛𝐿3 = 𝑛𝑐ℎ2𝐿2                                   (21) 
where 𝑛𝑐ℎ2 is the inversion charge concentration under the 
tunneling gate at the given gate voltage. There are non-linear 
terms in (19) and (20) and therefore, they have to be solved 
numerically. Simultaneously solving (19), (20) and (21) gives 
us the values of L2 and L3. Since L2 and L3 are of the same 
order and the inversion charge concentration is typically 1019 
cm-3, 𝑛 can be taken to be equal to 1019 cm-3. With this 
assumption, L2 and L3 can be found by solving only Eqs. (19) 
and (20). 
As shown in Fig. 2, in region R1, the slope of the surface 
potential decreases along the channel length and hence the 
shortest tunneling length LT must lie between the source and 
the point where the potential falls by 𝐸𝐺/𝑞 and can be written 
as [22]: 
                  𝐿𝑇 = 𝑥(𝜓𝑠𝑜𝑢𝑟𝑐𝑒) − 𝑥(𝜓𝑠𝑜𝑢𝑟𝑐𝑒 − 𝐸𝐺/𝑞 )            (22) 
 
                           𝑥(𝜓𝑠) = 𝐿𝑑 cosh
−1 (𝜓𝑠−𝜓𝐺𝑡)
(𝜓𝐶𝑡−𝜓𝐺𝑡)
               (23) 
The average electric field 𝐸𝑎𝑣𝑔 along the shortest tunneling 
path is given by  
                              𝐸𝑎𝑣𝑔 =
𝐸𝐺
𝑞𝐿𝑇
                                          (24) 
Substituting 𝐸𝑎𝑣𝑔  into the Kane’s model equation for band to 
band tunneling current [24], the drain current can be 
calculated as 
                 𝐼𝐷 = 𝐴𝐾 × 𝐿𝑇 × 𝐸𝑎𝑣𝑔
2 × 𝑒𝑥𝑝 (
−𝐵𝐾
𝐸𝑎𝑣𝑔
)             (25) 
where 𝐴𝐾  and 𝐵𝐾 are tunneling parameters which depend on 
𝐸𝐺  and the effective mass of the carriers. The term 𝐴𝐾 × 𝐿𝑇   
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incorporates the tunneling volume. Here, we have included the 
change in tunneling volume with 𝑉𝐺𝑆 by assuming the 
tunneling volume to be proportional to the shortest tunneling 
length 𝐿𝑇. The other dimensions of the tunneling volume will 
be constant for a given silicon film thickness and are part of 
𝐴𝐾. 
Most of the studies on DMGTFETs till date [10, 11] 
suggest that tunneling gate length 𝐿𝑡  should be much smaller 
than the auxiliary gate length 𝐿𝑎. As stated earlier, [10] 
suggests that for a device of length 50 nm the optimal 𝐿𝑡 = 20 
nm. In such a structure, it is possible that regions R1 and R2 
may merge into each other at low values of 𝑉𝐺𝑆  giving a full 
depletion region under the tunneling gate. Hence, in this case 
we will have to modify our approach for surface potential 
modeling. We now have only two depletion regions: region 
R1 which is the entire region under the tunneling gate and 
region R3 which is the same as earlier. Therefore, we will 
have two equations similar to (9) once again (one each for R1 
and R3, respectively) and hence six unknowns (𝐶1, 𝐷1, 𝐿1 , 𝐶3, 
𝐷3, 𝐿3). We will again use six boundary conditions as earlier 
but with one change (defining 𝑥 = 0 as the junction of the two 
gates).  
The tunneling gate length 𝐿𝑡 is the length of region R1 now 
and not 𝐿1. Since regions R1 and R2 have merged, we will get 
a point of minimum in the surface potential at 𝑥 = −𝐿1. As a 
result, the condition given by equation (11) will be different 
now. The value of 𝜓𝑠1 at 𝑥 = −𝐿𝑡 is given by  
 
                           𝜓𝑠1(−𝐿𝑡) = 𝑉𝑏𝑖                               (26) 
 
All the other boundary conditions given by equations (12)-
(16) will remain the same but the variables and constants of 
region R2 will be replaced by those of region R1. (i.e. 𝜓𝑠2 
will become 𝜓𝑠1 and so on). Finally, solving in a similar 
manner as earlier gives us the following equations. 
𝐶3 = 𝐷3 =
𝜓𝐶𝑎−𝜓𝐺𝑎+
𝑞(𝑁𝑆+𝑛)𝑇𝑠𝑖
𝐶𝑜𝑥
2
                 (27) 
 
𝐶1 = 𝐷1 =
𝑉𝑏𝑖−𝜓𝐺𝑡+
𝑞𝑁𝑆𝑇𝑠𝑖
𝐶𝑜𝑥
2 cosh(
−𝐿𝑡+𝐿1
𝐿𝑑
)
                      (28) 
𝑉𝑏𝑖−𝜓𝐺𝑡+
𝑞𝑁𝑆𝑇𝑠𝑖
𝐶𝑜𝑥
2 cosh(
−𝐿𝑡+𝐿1
𝐿𝑑
)
× (𝑒
𝐿1
𝐿𝑑 + 𝑒
−𝐿1
𝐿𝑑 ) + 𝜓𝐺𝑡 −
𝑞𝑁𝑆𝑇𝑠𝑖
𝐶𝑜𝑥
=
𝜓𝐶𝑎−𝜓𝐺𝑎+
𝑞(𝑁𝑆+𝑛)𝑇𝑠𝑖
𝐶𝑜𝑥
2
× (𝑒
𝐿3
𝐿𝑑 + 𝑒
−𝐿3
𝐿𝑑 ) + 𝜓𝐺𝑎 −
𝑞(𝑁𝑆+𝑛)𝑇𝑠𝑖
𝐶𝑜𝑥
   (29) 
𝑉𝑏𝑖−𝜓𝐺𝑡+
𝑞𝑁𝑆𝑇𝑠𝑖
𝐶𝑜𝑥
2 cosh(
−𝐿𝑡+𝐿1
𝐿𝑑
)
× (𝑒
𝐿1
𝐿𝑑 − 𝑒
−𝐿1
𝐿𝑑 ) =
𝜓𝐶𝑎−𝜓𝐺𝑎+
𝑞(𝑁𝑆+𝑛)𝑇𝑠𝑖
𝐶𝑜𝑥
2
× (𝑒
−𝐿3
𝐿𝑑 − 𝑒
𝐿3
𝐿𝑑)             
(30)    
Solving equations (28)-(30) simultaneously gives the values of 
𝐶1, 𝐿1  and 𝐿3.   
Therefore, for structures with small tunneling gate length 
𝐿𝑡, we will first solve for 𝐿1, 𝐿2 and 𝐿3 using equations (17)-
(20) and check whether 𝐿1+𝐿2 is greater than 𝐿𝑡 (which will 
happen at low gate voltages) in which case regions R1 and R2 
will merge into each other and we use equations (26)-(30) for 
modeling the surface potential, otherwise we do it with 
equations (17)-(20). The value of 𝐼𝐷 can then be calculated 
using equations (22)-(25). 
III. MODEL VALIDATION 
The models for surface potential and drain current proposed in 
the previous section are verified using two-dimensional 
simulation. In our simulations [25], we have used the models 
for concentration dependent mobility, electric field dependent 
mobility, SRH recombination, auger recombination, band gap 
narrowing and Kane’s band to band tunneling. The device 
structure of Fig. 1 is simulated with the tunneling parameters 
𝐴𝐾𝑎𝑛𝑒  and 𝐵𝐾𝑎𝑛𝑒  [25]. The values of 𝐴𝐾𝑎𝑛𝑒(= 4.0 ×
1019 eV1/2/cm-s-V2) and 𝐵𝐾𝑎𝑛𝑒(= 41 MV/cm-𝑒𝑉
3/2) are 
extracted by accurately reproducing the experimental results 
given in Fig. 6(a) of [22] as shown in Fig 4. The surface 
potential is plotted in Fig. 5 for different values of 𝑉𝐺𝑆 and 𝑉𝐷𝑆 
by taking a horizontal cut line under the gate and is compared 
with the model given by equations (17)-(20). In Fig. 6 and Fig. 
7, we compare the simulated log(𝐼𝐷) − 𝑉𝐺𝑆 and 
log(𝐼𝐷) − 𝑉𝐷𝑆 curves, respectively, with those predicted by 
the model given by Eqs. (22)-(25). Here 𝑉𝑡ℎ𝑎 is taken to be 
−0.9 V and for simplicity 𝜓𝐵𝑡  is taken to be constant [22] i.e. 
−0.7 V. In Fig. 8, the surface potential curves are plotted for a 
DMGTFET with 𝐿𝑡  = 20 nm and 𝐿𝑎  = 180 nm at low gate 
voltages as given by equations (26)-(30) and compared with 
simulation results. The potential model plotted in Fig. 5 is in 
good agreement with the simulation results. So is the case with 
current model plotted in Fig. 6 except for small values of 𝑉𝐺𝑆.  
In Fig. 7, the model predicts the drain current accurately for 
DSV    above -0.5 V. For DSV   below -0.5 V, our model loses 
its accuracy because at low DSV  our model underestimates the 
average electric field in the tunneling region. It can be 
observed from Fig. 8 that the model given by equation (26)-
(30) is tracking the potential with good accuracy. It predicts 
the occurrence of a minimum in the surface potential under the 
tunneling gate. This minimum has a value greater than 𝜓𝐶𝑡 
and thus causes an increase in 𝐿𝑡 at low gate voltages leading 
to a reduction in OFF-state current giving us a better SS and 
ION/IOFF ratio.  
IV. PERFORMANCE PREDICTION AND DISCUSSIONS 
                                                                                                                          
In this section we will demonstrate how our model predicts the 
behavior of DMGTFETs and the benefits offered by them over 
the conventional SMGTFETs. 
 
Fig 4. Reproduction of experimental results in Fig. 6(a) of [22] using TCAD 
simulations for extracting tunneling parameters 𝐴𝐾𝑎𝑛𝑒 and 𝐵𝐾𝑎𝑛𝑒. 
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Fig 5. Surface potential in the channel given by TCAD simulations (dashed 
lines) and our model (solid lines) for three biasing cases.  
 
Fig 6. log(𝐼𝐷) − 𝑉𝐺𝑆 curves for the DMGTFET obtained by TCAD simulations 
(dashed lines) and our model (solid lines) for two values of 𝑉𝐷𝑆.  
 
Fig 7. log(𝐼𝐷) − 𝑉𝐷𝑆 curves for the DMGTFET obtained by TCAD simulations 
(dashed lines) and our model (solid lines) for three values of 𝑉𝐺𝑆. 
 
Fig 8. Surface potential profile in the channel obtained from simulations 
(dashed lines) with 𝐿𝑡 = 20 nm and 𝐿𝑎 = 180 nm and model (solid lines) for 
𝑉𝐷𝑆= −1.0 V and two low values of 𝑉𝐺𝑆.  
 
 Fig 9. Model predicted drain current versus drain voltage for the DMGTFET 
and SMGTFETs with 𝛷𝑆𝑀𝐺  = 4.4 eV and 4.8 eV, channel length 200 nm, 𝑇𝑠𝑖 = 
10 nm, 𝑇𝑜𝑥 = 2 nm, for 𝑉𝐺𝑆 = −2.0 V. 
Fig. 9 shows the comparison between the 𝐼𝐷 − 𝑉𝐷𝑆 curves 
of our DMGTFET structure as predicted by our model and of 
a SMGTFETs with 𝛷𝑆𝑀𝐺 = 4.4 eV and 4.8 eV as given by the 
model in [22]. The figure clearly indicates that due to the use 
of an auxiliary gate of smaller work function, the DMGTFET 
saturates at a drain voltage which is 0.2 V smaller in 
magnitude than a SMGTFET with 𝛷𝑆𝑀𝐺  = 4.8 eV. Also, it can 
be seen that the DMGTFET has a higher ION as compared to a 
SMGTFET with 𝛷𝑆𝑀𝐺 = 4.4 eV.  
In Fig. 10, we have shown the variation in the shortest 
tunneling length 𝐿𝑇  versus 𝑉𝐺𝑆 for a DMGTFET with 𝐿𝑡 = 20 
nm and 𝐿𝑎  = 180 nm as predicted by our models and that for 
two SMGTFETs of work functions 𝛷𝑆𝑀𝐺 = 4.8 eV and 4.4 eV 
given by the models in [22]. It can be clearly observed from 
the figure that 𝐿𝑇 for a DMGTFET is larger at OFF-state 
voltages as compared to a SMGTFET with 𝛷𝑆𝑀𝐺 = 4.8 eV 
and similar at ON-state voltages. Thus, it can be predicted that 
the DMGTFET will have a better ION/IOFF ratio and a better SS 
as compared to a SMGTFET with 𝛷𝑆𝑀𝐺 = 4.8 eV. It will also 
have a larger ION as compared to a SMGTFET with 𝛷𝑆𝑀𝐺 = 
4.4 eV which otherwise has a better ION/IOFF ratio and SS. 
Therefore, using a DMGTFET we get benefits of both the 
SMGTFETs (with work functions 𝛷𝑆𝑀𝐺 = 4.8 eV and 4.4 eV) 
simultaneously. Also Fig.11, where we have plotted the 
electric field along the channel of the DMGTFET as given by 
our model, shows that there will be a negative electric field in 
the middle of the channel which will decelerate the carriers 
and reduce the drain current. This effect will be more 
profound during the OFF-state when the amount of carriers 
will be less as compared to the ON-state and hence it will 
further improve the ION/IOFF ratio. 
Fig.12 shows the model results for  log(𝐼𝐷) − 𝑉𝐺𝑆 curves of a 
DMGTFET with 𝐿𝑡  = 20 nm and 𝐿𝑎 = 180 nm as given by our 
models and that for a SMGTFET with 𝛷𝑆𝑀𝐺 = 4.8 eV. Since 
the drain current of DMGTFET has a sharper rise than that of 
SMGTFET, it is evident that the DMGTFET has a better 
average subthreshold swing (𝑆𝑆𝐴𝑉𝐺) than a SMGTFET, where 
𝑆𝑆𝐴𝑉𝐺  is given by [10] 
 
𝑆𝑆𝐴𝑉𝐺 =
𝑉𝑇−𝑉𝑂𝐹𝐹
log[𝐼𝐷𝑆(𝑉𝑇)]−log[𝐼𝐷𝑆(𝑉𝑂𝐹𝐹)]
                  (31) 
              
where 𝑉𝑇 is the value of 𝑉𝐺𝑆 at which 𝐼𝐷 is equal to 10
-8 A/µm 
and 𝑉𝑂𝐹𝐹  is the gate voltage at which 𝐼𝐷 starts to take off.  
 
 
Fig 10. Shortest tunneling length versus gate voltage for the DMGTFET (solid 
line) with 𝐿𝑡  = 20 nm and 𝐿𝑎  = 180 nm and SMGTFETs (dashed line) with 
work functions 𝛷𝑆𝑀𝐺 = 4.8 eV and 4.4 eV, channel length 200 nm, 𝑇𝑠𝑖 = 10 
nm, 𝑇𝑜𝑥  = 2 nm, obtained by our model at 𝑉𝐷𝑆 = −1.0 V. 
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Fig 11. Electric field along the surface of the DMGTFET for 𝑉𝐺𝑆  = − 1.5 V, 
𝑉𝐷𝑆  = −1.0 V obtained by differentiating the surface potential shown in Fig.5.  
 
Fig 12. log(𝐼𝐷) − 𝑉𝐺𝑆 for the DMGTFET (solid line) with 𝐿𝑡 = 20 nm and 𝐿𝑎 = 
180 nm and the SMGTFET (dashed line) with 𝛷𝑆𝑀𝐺 = 4.8 eV, channel length 
200 nm, 𝑇𝑠𝑖 = 10 nm, 𝑇𝑜𝑥 = 2 nm, obtained by our model for 𝑉𝐷𝑆  = −1.0 V.  
V. CONCLUSIONS 
In this paper, we have developed a compact analytical 
model for surface potential and drain current of a DMGTFET 
with equal lengths of tunneling and auxiliary gates and further 
extended it for a tunneling gate of smaller length. In our model 
we have included the effect of charge accumulation at the 
interface of the two gates and captured the change in tunneling 
volume with applied gate voltage. With this model, we have 
shown the step in the surface potential introduced by the DMG 
structure at the boundary of the two gates. We have also 
shown the occurrence of surface potential minimum in a 
DMGTFET with a smaller tunneling gate length. The model 
has been validated with accurate numerical simulations using 
the tunneling parameters extracted from reported experimental 
results. Using this model, we have demonstrated the potential 
advantages offered by a DMGTFET over a conventional 
SMGTFET as has already been demonstrated in literature 
[10]. We have shown how a DMGTFET offers a higher ON 
state current, a better ION/IOFF ratio and a lower 𝑆𝑆𝐴𝑉𝐺  
simultaneously. We have also shown how a DMGTFET solves 
the problem of delayed saturation exhibited by a SMGTFET.  
Hence, our model can be used for better understanding and 
prediction of the behavior of a DMGTFET.  
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